- Tài khoản và mật khẩu chỉ cung cấp cho sinh viên, giảng viên, cán bộ của TRƯỜNG ĐẠI HỌC FPT
- Hướng dẫn sử dụng: Xem Video .
- Danh mục tài liệu mới: Tại đây .
- Đăng nhập : Tại đây .
SỐ LƯỢT TRUY CẬP


accurate visitors web counter
Visits Counter
FPT University|e-Resources > Bài báo khoa học (Scientific Articles) > Articles published by FPT lecturers >
Please use this identifier to cite or link to this item: http://ds.libol.fpt.edu.vn/handle/123456789/2047

Title: Simulation and performance evaluation of a network-on-chip architecture based on SystemC
Authors: Le Van, Thanh Vu
Tran, Xuan Tu
Ngo, Dien Tap
Keywords: Throughput
IP networks
Load modeling
Adaptation models
Routing
Computer architecture
Data models
Issue Date: 10-Oct-2012
Publisher: IEEE
Abstract: Abstract—The Network-on-Chip (NoC) paradigm has been recently known as a competitive on-chip communication solution for large complex systems such as multi-core and/or manycore systems thanks to its advantages. However, one of the main challenging issues for NoC designers is that the network performance should be rapidly and early pre-proved for target applications.
Description: 5 pages
URI: http://ds.libol.fpt.edu.vn/handle/123456789/2047
Appears in Collections:Articles published by FPT lecturers

Files in This Item:

File Description SizeFormat
TuTX15.pdfFree2.39 MBAdobe PDF book.png
View/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

  Collections Copyright © FPT University

FSE Hoa Lac Library

Add : Room 107, 1st floor, Hoa Lac campus, Km28 Thang Long Avenue, Hoa Lac Hi-Tech Park

Office tel: + 844.66805912  / Email :  [email protected]

 - Feedback